DFT Guide

... because Design For Testability is important

 
  • Increase font size
  • Default font size
  • Decrease font size
dftguide.com

IEEE 1149.4 Summary

E-mail Print PDF
Analog or Mixed signal circuitry is left out by IEEE 1149.1. Recognizing this shortcoming, an IEEE working group was formed in the early 1990s with the purpose to develop a standardized test access methodology for analog and mixed signal pins. In 1999 the effort resulted in the approval of the IEEE Std. 1149.4 (Standard for a Mixed Signal Test Bus). The purpose of this standard is to provide the means to measure and characterize device level or board level mixed-signal and analogue parameters. 
Read more...
 

IEEE 1149.1 Introduction

E-mail Print PDF

The effort to develop a standardized test method that can solve test access problems caused by ever denser printed circuit designs, shrinking device geometries and new device packaging (such as BGA and CSP) started in the mid 1980s, when a group of European companies and institutions formed the Joint European Test Action Group (JETAG), which later changed its name to Joint Test Action Group (JTAG) when North American organizations joined the group. 

Read more...
 

One chain. Or two? Or more?

E-mail Print PDF
Often times it is recommended to combine all devices on a board to one Boundary Scan chain. However, there are applications where it is beneficial, if not even required, to split up the devices into two or more chains. 
Read more...
 

New Boundary Scan I/O Modules enable structural Test of PCI Express Slots via IEEE Std. 1149.6

E-mail Print PDF
During National Electronics Week (NEW), GOEPEL electronic, world-class vendor of JTAG/Boundary Scan solutions compliant with IEEE Std 1149.x, introduced CION Module™ /PCIe-x(1/4) as additional interface cards within the popular CION Module product range.
Read more...
 

SJTAG

E-mail Print PDF

At the IEEE European Board Test Workshop held in Tallinn, Estonia, May 2005, a group of 14 board test professionals met to discuss a common set of problems associated with the extended test and configuration use of 1149.1 boundary-scan infrastructure within complex multi-board systems. As a result of this discussion, it was decided to create a system-level JTAG initiative, called System JTAG (SJTAG). 
Read more...
 
  • «
  •  Start 
  •  Prev 
  •  1 
  •  2 
  •  Next 
  •  End 
  • »


Page 1 of 2

GOEPEL electronic presents OptiCon TurboLine, an AOI system for the high-end inspection during large volume production that ensures superior quality for high value PCBs. Based on exceptional system features it sets new standards in terms of fault detection, test speed and flexibility.
 
Read more...