Home 
IEEE Standards related to DFT IEEE 1532 IEEE 1532 Summary
IEEE Standards related to DFT IEEE 1532 IEEE 1532 Summary
IEEE Standards related to DFT
IEEE 1532 Summary
In-System Programming of PLD and FPGA is another application that utilizes the TAP defined in IEEE 1149.1. For years, different vendors of programmable devices had proprietary programming algorithms implemented in their device. Sometimes this caused problems when devices from different vendors where mixed within the same scan chain.
With IEEE 1532 the programming algorithms for compliant devices as well as the format of programming data has been standardized for the first time. Thus, several devices (compliant with this standard) from different vendors within the same chain are now programmed using the same algorithms, simplifying programming tools and logistics. Furthermore, IEEE 1532-2002 defines the optional implementation of concurrent programming features. Concurrent programming can provide a significant improvement in programming time as more than one device can be programmed at the same time, rather than sequentially.
GOEPEL Electronics
During National Electronics Week (NEW), GOEPEL electronic, world-class vendor of JTAG/Boundary Scan solutions compliant with IEEE Std 1149.x, introduced CION Module™ /PCIe-x(1/4) as additional interface cards within the popular CION Module product range. |
Copyright © 2010 dftguide.com. All Rights Reserved.
Joomla! is Free Software released under the GNU/GPL License.
