DFT Guide

... because Design For Testability is important

 
  • Increase font size
  • Default font size
  • Decrease font size
IEEE Standards related to DFT

SJTAG

E-mail Print PDF

At the IEEE European Board Test Workshop held in Tallinn, Estonia, May 2005, a group of 14 board test professionals met to discuss a common set of problems associated with the extended test and configuration use of 1149.1 boundary-scan infrastructure within complex multi-board systems. As a result of this discussion, it was decided to create a system-level JTAG initiative, called System JTAG (SJTAG). 

SJTAG Mission

The goal for SJTAG is: For all variants of XBST and EBST, to define the data contents and formats communicated between external Test Manager platforms and internal Embedded Test Controllers, and between ETCs and the UUTs they serve in an open-standard, vendor-independent and non-proprietary way.
[from the STAG website
 

Cambridge; London, UK – Goepel electronic, global leader for IEEE 1149.x JTAG / Boundary Scan solutions introduced at National Electronics Week (NEW) a new series of PXI-Bus based controllers for its revolutionary Boundary Scan hardware platform SCANFLEX® - SFX/PXI1149/C4-FXT, the new family of SCANFLEX® Boundary Scan Controllers (SFX controller) comprising of three different performance class versions.
Read more...